Rchr
J-GLOBAL ID：201901009267215130
Update date: Oct. 01, 2022
Sakamoto Ryuichi
サカモト リュウイチ | Sakamoto Ryuichi
Contact this researcher
You can send email directly to the researcher.
Affiliation and department：
Tokyo Institute of Technology Global Scientific Information and Computing Center
About Tokyo Institute of Technology Global Scientific Information and Computing Center
Search "Tokyo Institute of Technology Global Scientific Information and Computing Center"
Detailed information
Research field (1)：
Computer systems
Papers (17)：
Sayaka Terashima, Takuya Kojima, Hayate Okuhara, Kazusa Musha, Hideharu Amano, Ryuichi Sakamoto, Masaaki Kondo, Mitaro Namiki. A Preliminary evaluation of building block computing systems. Proceedings - 2019 IEEE 13th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2019. 2019. 312-319
Ryuichi Sakamoto, Ryo Takata, Jun Ishii, Masaaki Kondo, Hiroshi Nakamura, Tetsui Ohkubo, Takuya Kojima, Hideharu Amano. Scalable deep neural network accelerator cores with cubic integration using through chip interface. Proceedings - International SoC Design Conference 2017, ISOCC 2017. 2018. 155-156
Atsushi Koshiba, Ryuichi Sakamoto, Mitaro Namiki. OpenCL Runtime for OS-Driven Task Pipelining on Heterogeneous Accelerators. 24th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2018, Hakodate, Japan, August 28-31, 2018. 2018. 236-237
Ryuichi Sakamoto, Tapasya Patki, Thang Cao, Masaaki Kondo, Koji Inoue, Masatsugu Ueda, Daniel A. Ellsworth, Barry Rountree,Martin Schulz. Analyzing Resource Trade-offs in Hardware Overprovisioned Supercomputers. 2018 IEEE International Parallel and Distributed Processing Symposium, IPDPS 2018, Vancouver, BC, Canada, May 21-25, 2018. 2018. 526-535
Ryuichi Sakamoto, Thang Cao, Masaaki Kondo, Koji Inoue, Masatsugu Ueda, Tapasya Patki, Daniel Ellsworth, Barry Rountree, Martin Schulz. Production Hardware Overprovisioning: Real-World Performance Optimization Using an Extensible Power-Aware Resource Management Framework. Proceedings - 2017 IEEE 31st International Parallel and Distributed Processing Symposium, IPDPS 2017. 2017. 957-966
ｍore...
MISC (2)：
Compiler Toolchain of Deep Learning Accelerator with Wireless 3D Stacked Chips. 2017. 116. 510. 357-362
高田 遼, 石川 潤, 坂本 龍一, 近藤 正章, 中村 宏, 大久保 徹以, 小島 拓也, 天野 英晴. スケーラブルなディープラーニング向けアクセラレータチップの設計と評価 (コンピュータシステム). 電子情報通信学会技術研究報告 = IEICE technical report : 信学技報. 2016. 116. 336. 1-6
Work history (3)：
2021/08 - 現在 Tokyo Institute of Technology Global Scientific Information and Computing Center
2016/10 - 2021/07 The University of Tokyo The Graduate School of Information Science and Technology
2015/04 - 2016/09 The University of Tokyo
Awards (1)：
2018/08 - 情報処理学会 コンピュータサイエンス領域奨励賞
※ Researcher’s information displayed in J-GLOBAL is based on the information registered in
researchmap
.
For details, see here
.
Return to Previous Page
TOP
BOTTOM
