Haruki Yonezaki, Takayuki Mori, Jiro Ida. Steep Slope Device “N-type Gate-Controlled Carrier-Injection SOI-Transistor”: Suppression of Hysteresis by Ar-ion Implantation and Possibility of CMOS. 2024 IEEE Silicon Nanoelectronics Workshop (SNW). 2024. 479. 57-58
Ryusei Ri, Takayuki Mori, Hiroshi Oka, Takahiro Mori, Jiro Ida. Back Bias Effect with Hysteresis in Cryogenic 200 nm SOI MOSFETs. 10th Joint International EuroSOI Workshop and International Conference on Ultimate Integration on Silicon (EuroSOI-ULIS) 2024. 2024
Hiroyoshi Matsushita, Takayuki Mori, Jiro Ida. Control of Hysteresis and Latch-Up on Steep Switching “PN-Body Tied SOI-FET Diode” by Ar-Ion Implantation. 2024 International VLSI Symposium on Technology, Systems and Applications (VLSI TSA). 2024
Haruki Yonezaki, Takayuki Mori, Jiro Ida. New Steep Subthreshold Slope Device “Gate-Controlled Carrier-Injection SOI-Transistor”. 2024 8th IEEE Electron Devices Technology and Manufacturing Conference (EDTM). 2024
米崎 晴貴, 井田 次郎, 森 貴之, 石橋 孝一郎. 極低電圧動作を狙ったSteep SS "Dual-Gate型PN-Body Tied SOI-FET"試作結果-Evaluation of Steep Subthreshold Slope Device "Dual-Gate type PN-Body Tied SOI-FET" for Ultra Low Voltage Operation-情報センシング. 映像情報メディア学会技術報告 = ITE technical report. 2022. 46. 23. 19-22
井田 次郎, 森 貴之. 招待講演 極低電力LSIに向けたSteep Slope "PN-Body Tied SOI-FET"の研究状況-Research Status of Steep Slope "PN-Body Tied SOI-FET" for Ultra low Power LSI Applications-情報センシング. 映像情報メディア学会技術報告 = ITE technical report. 2022. 46. 23. 15-18
Mori Takayuki, Ida Jiro. Neuron Circuit Using Dual Gate PN Body-Tied SOI-FET. JSAP Annual Meetings Extended Abstracts. 2021. 2021.1. 2346-2346
Ito Hiroki, Ida Jiro, Mori Takayuki. Analysis of Saturation Effect at Low Vds appearing in PN-Body Tied SOI-FET. JSAP Annual Meetings Extended Abstracts. 2020. 2020.2. 1839-1839