Art
J-GLOBAL ID:200902026480798377   Reference number:92A0679789

An Integrated Approach to Realistic Worst-Case Design Optimization of MOS Analog Circuits.

MOSアナログ回路の現実の最悪事態の設計最適化に対する集積化アプローチ
Author (2):
Material:
Volume: 29th  Page: 704-709  Publication year: 1992 
JST Material Number: D0553A  ISSN: 0738-100X  Document type: Proceedings
Article type: 原著論文  Country of issue: United States (USA)  Language: ENGLISH (EN)
Thesaurus term:
Thesaurus term/Semi thesaurus term
Keywords indexed to the article.
All keywords is available on JDreamIII(charged).
On J-GLOBAL, this item will be available after more than half a year after the record posted. In addtion, medical articles require to login to MyJ-GLOBAL.
,...
Semi thesaurus term:
Thesaurus term/Semi thesaurus term
Keywords indexed to the article.
All keywords is available on JDreamIII(charged).
On J-GLOBAL, this item will be available after more than half a year after the record posted. In addtion, medical articles require to login to MyJ-GLOBAL.

   To see more with JDream III (charged).   {{ this.onShowAbsJLink("http://jdream3.com/lp/jglobal/index.html?docNo=92A0679789&from=J-GLOBAL&jstjournalNo=D0553A") }}
JST classification (2):
JST classification
Category name(code) classified by JST.
General  ,  Amplification circuits 
Terms in the title (5):
Terms in the title
Keywords automatically extracted from the title.

Return to Previous Page