A 3.3 V 32 Mb NAND Flash Memory with Incremental Step Pulse Programming Scheme.

SUH K-D; SUH B-H; LIM Y-H; KIM J-K; CHOI Y-J; KOH Y-N; LEE S-S; KWON S-C; LIM H-K

Art

J-GLOBAL ID：200902124534969778 Reference number：96A0171772

A 3.3 V 32 Mb NAND Flash Memory with Incremental Step Pulse Programming Scheme.

増大ステップパルスプログラミング方式の3.3V,32Mb NANDフラッシュメモリ

Publisher site Copy service {{ this.onShowCLink("http://jdream3.com/copy/?sid=JGLOBAL&noSystem=1&documentNoArray=96A0171772&COPY=1") }}
Access JDreamⅢ for advanced search and analysis. {{ this.onShowJLink("http://jdream3.com/lp/jglobal/index.html?docNo=96A0171772&from=J-GLOBAL&jstjournalNo=B0761A") }}

Author (9)： , , , , , , , ,
Material：
Volume： 30 Issue： 11 Page： 1149-1156 Publication year： Nov. 1995
JST Material Number： B0761A ISSN： 0018-9200 CODEN： IJSCBC Document type： Article
Article type：原著論文 Country of issue： United States (USA) Language： ENGLISH (EN)

,...

To see more with JDream III (charged). {{ this.onShowAbsJLink("http://jdream3.com/lp/jglobal/index.html?docNo=96A0171772&from=J-GLOBAL&jstjournalNo=B0761A") }}

Semiconductor integrated circuit , Memory units

Return to Previous Page