Art
J-GLOBAL ID:200902129074767278   Reference number:00A0262814

Low-Power High-Speed CMOS LSI Technologies. A High-Performance and Low-Power Cache Architecture with Speculative Way-Selection.

推論方法選択を用いた高性能低電力キャッシュアーキテクチャ
Author (3):
Material:
Volume: E83-C  Issue:Page: 186-194  Publication year: Feb. 25, 2000 
JST Material Number: L1370A  ISSN: 0916-8524  Document type: Article
Article type: 原著論文  Country of issue: Japan (JPN)  Language: ENGLISH (EN)
Thesaurus term:
Thesaurus term/Semi thesaurus term
Keywords indexed to the article.
All keywords is available on JDreamIII(charged).
On J-GLOBAL, this item will be available after more than half a year after the record posted. In addtion, medical articles require to login to MyJ-GLOBAL.
,...
   To see more with JDream III (charged).   {{ this.onShowAbsJLink("http://jdream3.com/lp/jglobal/index.html?docNo=00A0262814&from=J-GLOBAL&jstjournalNo=L1370A") }}
JST classification (1):
JST classification
Category name(code) classified by JST.
Semiconductor integrated circuit 
Reference (18):
  • BAHAR, R. I. Power and performance tradeoffs using various caching strategies. Proc. 1998 International Symposium on Low Power Electronics and Design. 1998, 64-69
  • BRAD, C. Predictive sequential associative cache. Proc. 2nd International Synposium on High-Performance Computer Architecture. 1996, 244-253
  • CHANG, J. H. Cache design of a sub-micron CMOS system370. Proc. 14th International Symposium on Computer Architecture. 1987, 208-213
  • GHOSE, K. Energy efficient cache organizations for superscalar processors. Power-Driven Microarchitecture Workshop In Conjunction With ISCA98 in Barcelona. 1998
  • HAJI, N. B. I. Architectural and compiler support for energy reduction in the memory hierarchy of high performance microprocessors. Proc. 1998 International Symposium on Low Power Electronics and Design. 1998, 70-75
more...
Terms in the title (5):
Terms in the title
Keywords automatically extracted from the title.

Return to Previous Page