Art
J-GLOBAL ID:200902167156613758   Reference number:97A0655849

Reliability design of current stress in LSI interconnects using the estimation of failure rate due to electromigration.

エレクトロマイグレーションによる故障率推定を用いたLSI配線における電流ストレスの信頼性設計
Author (2):
Material:
Volume: 37  Issue:Page: 1185-1191  Publication year: Aug. 1997 
JST Material Number: C0530A  ISSN: 0026-2714  Document type: Article
Article type: 原著論文  Country of issue: United Kingdom (GBR)  Language: ENGLISH (EN)
Thesaurus term:
Thesaurus term/Semi thesaurus term
Keywords indexed to the article.
All keywords is available on JDreamIII(charged).
On J-GLOBAL, this item will be available after more than half a year after the record posted. In addtion, medical articles require to login to MyJ-GLOBAL.
,...
   To see more with JDream III (charged).   {{ this.onShowAbsJLink("http://jdream3.com/lp/jglobal/index.html?docNo=97A0655849&from=J-GLOBAL&jstjournalNo=C0530A") }}
JST classification (1):
JST classification
Category name(code) classified by JST.
Measurement,testing and reliability of solid-state devices 

Return to Previous Page