Art

J-GLOBAL ID：200902195101123860   Reference number：97A0391881

Asynchronous Circuit and System Design. High Performance Two Phase Asynchronous Pipelines.

高性能二相非同期式パイプライン

Author (3)： APPLETON S (Univ. Adelaide, AUS) ,  MORTON S (Univ. Adelaide, AUS) ,  LIEBELT M (Univ. Adelaide, AUS)
Material： IEICE Transactions on Information and Systems (Institute of Electronics, Information and Communication Engineers)  (IEICE Trans Inf Syst (Inst Electron Inf Commun Eng))
Volume： E80-D  Issue： 3  Page： 287-295  Publication year： Mar. 1997 
JST Material Number： L1371A  ISSN： 0916-8532  Document type： Article
Article type： 原著論文  Country of issue： Japan (JPN)  Language： ENGLISH (EN)

Thesaurus term： asynchronous circuit ,...

   To see more with JDream III (charged).   {{ this.onShowAbsJLink("http://jdream3.com/lp/jglobal/index.html?docNo=97A0391881&from=J-GLOBAL&jstjournalNo=L1371A") }}

JST classification (1)： Logic circuits  (NC05070B)

Reference (19)：

• SUTHERLAND, I. E. Micropipelines. Communications of the ACM. 1989, 720-738
• BRUNVAND, E. L. Translating Concurrent Communicating Programs into Asynchronous Circuits. PhD thesis, Carnegie-Mellon University. 1991
• MARTIN, A. J. Programming in VLSI: From Communicating Processes to Delay-Insensitive Circuits. Developments in Concurrency and Communication. 1990
• CHU, T. A. Synthesis of Self-Timed VLSI Circuits from Graph-Theoretic Specifications. PhD thesis, Dept. of EEE, MIT. 1987
• BASMAJI, J. H. Digital's High-performance CMOS ASIC. Digital Technical Journal. 1995, 7, 1

Terms in the title (3)： 高性能 ,  同期式 ,  パイプライン