Art

J-GLOBAL ID：200902249246504482   Reference number：04A0806678

Pulse Modulation Techniques for Nonlineair Dynamical Systems and a CMOS Chaos Circuit with Arbitrary 1-D Maps

非線形動的系のパルス変調技術と任意1DマップつきCMOSカオス回路

Author (4)： MORIE T (Kyushu Inst. of Technol., Kitakyushu-shi, JPN) ,  MURAKOSHI K (Hiroshima Univ., Higashi-Hiroshima-shi, JPN) ,  NAGATA M (Kobe Univ., Kobe-shi, JPN) ,  IWATA A (Hiroshima Univ., Higashi-Hiroshima-shi, JPN)
Material： IEICE Transactions on Electronics (Institute of Electronics, Information and Communication Engineers)  (IEICE Trans Electron (Inst Electron Inf Commun Eng))
Volume： E87-C  Issue： 11  Page： 1856-1862  Publication year： Nov. 01, 2004 
JST Material Number： L1370A  ISSN： 0916-8524  Document type： Article
Article type： 原著論文  Country of issue： Japan (JPN)  Language： ENGLISH (EN)

Thesaurus term： nonlinear system ,...

   To see more with JDream III (charged).   {{ this.onShowAbsJLink("http://jdream3.com/lp/jglobal/index.html?docNo=04A0806678&from=J-GLOBAL&jstjournalNo=L1370A") }}

JST classification (1)： Semiconductor integrated circuit  (NC03162T)

Reference (21)：

• AIHARA, K. Chaotic neural networks. Phys. Lett. A. 1990, 144, 333-340
• AIHARA, K. Chaos engineering and its application to parallel distributed processing with chaotic neural networks. Proc. IEEE. 2002, 90, 5, 919-930
• WANG, D. L. Locally excitatory globally inhibitory oscillator networks. IEEE Trans. Neural Netw. 1995, 6, 1, 283-286
• IWATA, A. A concept of analog-digital merged circuit architecture for future VLSI's. IEICE Trans. Fundamentals. 1996, E79-A, 2, 145-157
• NAGATA, M. A PWM signal processing core circuit based on a switched current integration technique. IEEE J. Solid-State Circuits. 1998, 33, 1, 53-60

Terms in the title (7)： 非線形 ,  動的系 ,  パルス変調 ,  1D ,  マップ ,  CMOS ,  カオス回路