Art
J-GLOBAL ID：200902256893735840
Reference number：09A1230248
An Instruction Scheduler for Dynamic ALU Cascading Adoption
動的ALUカスケーディングを採用するための命令スケジューラ
-
Publisher site
Copy service
{{ this.onShowCLink("http://jdream3.com/copy/?sid=JGLOBAL&noSystem=1&documentNoArray=09A1230248©=1") }}
-
Access JDreamⅢ for advanced search and analysis.
{{ this.onShowJLink("http://jdream3.com/lp/jglobal/index.html?docNo=09A1230248&from=J-GLOBAL&jstjournalNo=L7379A") }}
Author (6)：
,
,
,
,
,
Material：
Volume：
2009
Issue：
1
Page：
KONPYUTINGUSHISUTEMU,VOL.2,NO.2,30-47
Publication year：
Nov. 15, 2009
JST Material Number：
L7379A
ISSN：
1882-7772
Document type：
Article
Article type：
原著論文
Country of issue：
Japan (JPN)
Language：
ENGLISH (EN)
Thesaurus term：
Thesaurus term/Semi thesaurus term
Keywords indexed to the article.
All keywords is available on JDreamIII(charged).
On J-GLOBAL, this item will be available after more than half a year after the record posted. In addtion, medical articles require to login to MyJ-GLOBAL.
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
Semi thesaurus term：
Thesaurus term/Semi thesaurus term
Keywords indexed to the article.
All keywords is available on JDreamIII(charged).
On J-GLOBAL, this item will be available after more than half a year after the record posted. In addtion, medical articles require to login to MyJ-GLOBAL.
,
,
,
,
JST classification (2)：
JST classification
Category name(code) classified by JST.
Control systems
, Energy consumption and energy saving
Reference (30)：
-
Sazeides, Y., Vassiliadis, S. and Smith, J. E.: The Performance Potential of Data Dependence Speculation & Collapsing, Proc.29th Annual Int. Symp. on Microarchitecture, pp. 238-247(1996).
-
Sasaki, H., Kondo, M. and Nakamura, H.: Dynamic Instruction Cascading on GALS Microprocessor, Proc. Int. Workshop on Power and Timing Modeling, Optimization and Simulation 2005 (PATMOS 2005), Lecture Notes in Computer Science 3728, pp. 30-39(2005).
-
Sasaki, H., Kondo, M. and Nakamura, H.: Dynamic Instruction Cascading on GALS Microprocessors (Japanese), IPSJ SIG Notes, 2005-ARC-164, pp. 67-72(2005).
-
Kise, K., Katagiri, T., Honda, H. and Yuba, T.: A Super Instruction-Flow Architecture for High Performance and Low-Power Processors, Proc. Int. Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA’04), pp. 10-19(2004).
-
Goshima, M., Nishino, K., Konishi, M., Nakashima, Y., Mori, S., Kitamura, H. and Tomita, S.: Evaluation of Matrix-based Out-of-Order Scheduling Schemes (Japanese), IPSJ Trans. High Performance Computing Systems, Vol.43, No. SIG 6 (HPS 5), pp. 13-23(2002).
ｍore...
Terms in the title (4)：
Terms in the title
Keywords automatically extracted from the title.
,
,
,
Return to Previous Page
