Art

J-GLOBAL ID：200902257735580151   Reference number：04A0806676

Adiabatic Charging Reversible Logic Using a Switched Capacitor Regenerator

スイッチド・コンデンサ蓄熱器による断熱充電可逆ロジック

Author (1)： NAKATA S (NTT Corp., Atsugi-shi, JPN)
Material： IEICE Transactions on Electronics (Institute of Electronics, Information and Communication Engineers)  (IEICE Trans Electron (Inst Electron Inf Commun Eng))
Volume： E87-C  Issue： 11  Page： 1837-1846  Publication year： Nov. 01, 2004 
JST Material Number： L1370A  ISSN： 0916-8524  Document type： Article
Article type： 原著論文  Country of issue： Japan (JPN)  Language： ENGLISH (EN)

Thesaurus term： heat accumulator ,...
Semi thesaurus term： energy saving

   To see more with JDream III (charged).   {{ this.onShowAbsJLink("http://jdream3.com/lp/jglobal/index.html?docNo=04A0806676&from=J-GLOBAL&jstjournalNo=L1370A") }}

JST classification (2)： Semiconductor integrated circuit  (NC03162T) ,  Logic circuits  (NC05070B)

Reference (19)：

• ATHAS, W. C. Energy recovery CMOS. Low Power Design Methodologies. 1996, 65-100
• DICKINSON, A. G. Adiabatic dynamic logic. IEEE J. Solid-State Circuits. 1995, 30, 3, 311-315
• MOON, Y. An efficient charge recovery logic circuit. IEEE J. Solid-State Circuits. 1996, 31, 4, 514-522
• ATHAS, W. C. A low power microprocessor based on resonant energy. IEEE J. Solid State Circuits. 1997, 32, 11, 1693-1701
• ONO, G. A low power adiabatic multiplier. IEICE Technical Report. 1998, VLD97-124

Terms in the title (4)： 蓄熱器 ,  断熱 ,  充電 ,  ロジック