Preliminary Evaluation of Flex Power FPGA: A Power Reconfigurable Architecture with Fine Granularity

KAWANAMI T; HIOKI M; NAGASE H; TSUTSUMI T; NAKAGAWA T; SEKIGAWA T; KOIKE H

Art

J-GLOBAL ID：200902267231552586 Reference number：04A0585039

Preliminary Evaluation of Flex Power FPGA: A Power Reconfigurable Architecture with Fine Granularity

Flex Power FPGAの予備的評価:細粒度を持つ電力再構成可能アーキテクチャ

Publisher site Copy service {{ this.onShowCLink("http://jdream3.com/copy/?sid=JGLOBAL&noSystem=1&documentNoArray=04A0585039&COPY=1") }}
Access JDreamⅢ for advanced search and analysis. {{ this.onShowJLink("http://jdream3.com/lp/jglobal/index.html?docNo=04A0585039&from=J-GLOBAL&jstjournalNo=L1371A") }}

Author (7)： , , , , , ,
Material：
Volume： E87-D Issue： 8 Page： 2004-2010 Publication year： Aug. 01, 2004
JST Material Number： L1371A ISSN： 0916-8532 Document type： Article
Article type：原著論文 Country of issue： Japan (JPN) Language： ENGLISH (EN)

,...
,...

To see more with JDream III (charged). {{ this.onShowAbsJLink("http://jdream3.com/lp/jglobal/index.html?docNo=04A0585039&from=J-GLOBAL&jstjournalNo=L1371A") }}

Semiconductor integrated circuit , CAD,CAM

Reference (18)：

BORKAR, S. Low power design challenges for the decade. Proc. ASP-DAC, 2001. 2001, 293-296
DE, V. Technology and design challenges for low power and high performance. Proc. Int. Symposium on Low Power Electronics and Design, 1999. 1999, 163-168
DOYLE, B. Transistor elements for 30nm physical gate lengths and beyond. Intel Technology J. 2002, 06, 02, 42-54
DELEGANES, D. Designing a 3GHz, 130nm, Intel Pentium 4 processor. Proc. Symposium on VLSI Circuit, June 2002. 2002, 130-133
KURODA, T. A 0.9V 150MHz 10mW 4mm 2-D discrete cosine transform core processor with variable-threshold-voltage scheme. ISSCC Dig. of Tech. Papers, Feb. 1996. 1996, 166-167

ｍore...

, , ,

Return to Previous Page