Art

J-GLOBAL ID：201102263565072553   Reference number：11A1934821

Decomposition/Reconstruction Acceleration of Max-Plus Algebra-Based Morphological Wavelet Transform with Massive-Parallel SIMD Matrix Mobile Processor

超並列SIMDマトリックスモバイルプロセッサを用いたMax-Plus代数ベースの形態論的ウェーブレット変換の分解/再構成の加速

Author (5)： KUMAKI Takeshi (Ritsumeikan Univ., Shiga, JPN) ,  OSAWA Masahiro (Ritsumeikan Univ., Shiga, JPN) ,  ITAYA Shuhei (Ritsumeikan Univ., Shiga, JPN) ,  OGURA Takeshi (Ritsumeikan Univ., Shiga, JPN) ,  FUJINO Takeshi (Ritsumeikan Univ., Shiga, JPN)
Material： Journal of Signal Processing  (信号処理)
Volume： 15  Issue： 6  Page： 425-434  Publication year： Nov. 2011 
JST Material Number： L3235A  ISSN： 1342-6230  Document type： Article
Article type： 原著論文  Country of issue： Japan (JPN)  Language： ENGLISH (EN)

Thesaurus term： *SIMD machine ,  *arithmetic processor ,  computer system (hardware) ,  computer ,  *wavelet transform ,  morphology ,  nonlinear analysis ,  algebra ,  image processing ,  separation ,  speedup ,  mobile computer ,  *massively parallel processor
Semi thesaurus term： Max-Plus代数 ,  wavelet decomposition ,  embedded system

JST classification (1)： Digital computer systems in general  (JC02010O)

Reference (24)：

• [1] M. Nakajima, H. Noda, K. Dosaka, K. Nakata, M. Hi- gashida, O. Yamamoto, K. Mizumoto, H. Kondo, Y. Shi- mazu, K. Arimoto, K. Saitoh and T. Shimizu: A 40GOPS 250mW massively parallel processor based on matrix archi- tecture, ISSCC Dig. Tech. Papers, pp. 410-412, 2006.
• [2] H. Noda, T. Tanizaki, T. Gyohten, K. Dosaka, M. Naka- jima, K. Mizumoto, K. Yoshida, T. Iwao, T. Nishijima, Y. Okuno and K. Arimoto: The circuits and robust design methodology of the massively parallel processor based on the matrix architecture, Symp. VLSI Circuits Dig. Tech. Papers, pp. 260-261, 2006.
• [3] T. Tanizaki, T. Gyohten, H. Noda, M. Nakajima, K. Mizu- moto and K. Dosaka: A super parallel SIMD processor with time/space conversion bus bridge on the matrix architecture, IEICE Technical Report, Vol. ICD2006-79, pp. 1-6, 2006 (in Japanese).
• [4] T. Kumaki, M. Ishizaki, T. Koide, H. J. Mattausch, Y. Kuroda, H. Noda, K. Dosaka, K. Arimoto and K. Saito: Ac- celeration of DCT processing with massive-parallel memory- embedded SIMD matrix processor, IEICE Trans. Inf. & Syst., Vol. E90-D, No. 8, pp. 1312-1315, 2007.
• [5] T. Kumaki, T. Koide, H. J. Mattausch, Y. Kuroda, T. Gy- ohten, H. Noda, K. Dosaka, K. Arimoto and K. Saito: In- tegration architecture of content addressable memory and massive-parallel memory-embedded SIMD matrix for versa- tile multimedia processor, IEICE Trans. Electron., Vol. E91- C, No. 9, pp. 1409-1418, 2008.

Terms in the title (7)： SIMD ,  max-plus代数 ,  形態論 ,  ウェーブレット変換 ,  分解 ,  再構成 ,  加速