Art

J-GLOBAL ID：201402296531789936   Reference number：14A1500268

Comparison of Matrix and Circuit Partitioning Approaches for Analysis of Large Scale RLC Circuits

大規模RLC回路の解析における行列分割手法と回路分割手法の比較

Author (1)： TANJI Yuichi (Kagawa Univ., Takamatsu, JPN)
Material： 電子情報通信学会技術研究報告  (IEICE Technical Report (Institute of Electronics, Information and Communication Engineers))
Volume： 114  Issue： 249(CAS2014 51-86)  Page： 23-28  Publication year： Oct. 09, 2014 
JST Material Number： S0532B  ISSN： 0913-5685  Document type： Proceedings
Article type： 原著論文  Country of issue： Japan (JPN)  Language： ENGLISH (EN)

Thesaurus term： *large scale ,  *RLC circuit ,  *circuit analysis ,  *matrix (mathematics) ,  *decomposition method ,  *circuit partitioning ,  simulator ,  evaluation ,  efficiency ,  finite difference time domain method ,  calculate efficiency ,  nonlinear
Semi thesaurus term： accuracy assessment

JST classification (2)： Oscillation circuits  (NC05020Y) ,  Other electronic circuits  (NC05090X)

Reference (26)：

• L. T. Pillage and R. A. Rohrer, "Asymptotic waveform evaluation for timing analysis," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 9, no. 4, pp. 352-366, 1990.
• A. Odabasioglu, M. Celik, and L. T. Pileggi, "PRIMA: Passive reduced-order interconnect macromodeling algorithm," IEEE Trans. Comput.-Aided Des. Integr.,Circuits Syst., vol. 17, no. 8, pp. 645- 654, 1998.
• J. R. Phillips, L. Daniel, L. M. Silveira, "Guaranteed passive balancing transformations for model order reduction," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 22, no. 8, pp. 1027- 1041, 2003.
• T.-H. Chen and C. C.-P. Chen, "INDUCTWISE: Inductance-wise interconnect simulator and extractor," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 22, no. 7, pp. 884-894, 2003.
• A. Devgan, H. Ji, and W. Dai, "How to efficiently capture on-chip inductance effects," Proc. ICCAD2000, 2000.

Terms in the title (5)： 大規模 ,  RLC回路 ,  解析 ,  行列 ,  分割手法