{{ $t("message.ADVERTISEMENT") }}
{{ $t("message.AD_EXPIRE_DATE") }}{{ad01_expire_date}}
{{ $t("message.ADVERTISEMENT") }}
{{ $t("message.AD_EXPIRE_DATE") }}{{ad02_expire_date}}
Art
J-GLOBAL ID:201702236163962179   Reference number:17A1942798

Stochastic Number Generation with Internal Signals of Peripheral Logic Circuits

周辺論理回路の内部信号による確率変数生成
Author (5):
Material:
Volume: 117  Issue: 274(DC2017 33-67)  Page: 115-120  Publication year: Oct. 30, 2017
JST Material Number: S0532B  ISSN: 0913-5685  Document type: Proceedings
Article type: 原著論文  Country of issue: Japan (JPN)  Language: ENGLISH (EN)
Thesaurus term:
Thesaurus term/Semi thesaurus term
Keywords indexed to the article.
All keywords is available on JDreamIII(charged).
On J-GLOBAL, this item will be available after more than half a year after the record posted. In addtion, medical articles require to login to MyJ-GLOBAL.

Semi thesaurus term:
Thesaurus term/Semi thesaurus term
Keywords indexed to the article.
All keywords is available on JDreamIII(charged).
On J-GLOBAL, this item will be available after more than half a year after the record posted. In addtion, medical articles require to login to MyJ-GLOBAL.

JST classification (1):
JST classification
Category name(code) classified by JST.
Logic circuits 
Reference (9):
Terms in the title (3):
Terms in the title
Keywords automatically extracted from the title.

Return to Previous Page