Art

J-GLOBAL ID：201802243772463064   Reference number：18A0994665

Thermally Assisted Superconductor Transistors for Josephson-CMOS Hybrid Memories

Josephson-CMOSハイブリッドメモリのための熱アシスト超伝導トランジスタ

Author (8)： SANO Kyosuke (Nagoya University) ,  SUZUKI Masato (Nagoya University) ,  MARUYAMA Kohei (Nagoya University) ,  TANIGUCHI Soya (Nagoya University) ,  TANAKA Masamitsu (Nagoya University) ,  FUJIMAKI Akira (Nagoya University) ,  INOUE Masumi (Meijo University) ,  YOSHIKAWA Nobuyuki (Yokohama National University)
Material： IEICE Transactions on Electronics (Web)  (IEICE Trans Electron (Web))
Volume： E101.C  Issue： 5  Page： 370-377(J-STAGE)  Publication year： 2018 
JST Material Number： U0468A  ISSN： 1745-1353  Document type： Article
Article type： 原著論文  Country of issue： Japan (JPN)  Language： ENGLISH (EN)

Thesaurus term： *Josephson junction ,  *complementary metal oxide semiconductor ,  *mold and pattern ,  *memory (computer) ,  *transistor ,  voltage ,  niobium base alloy ,  titanium compound ,  nitride
Semi thesaurus term： TiN ,  *hybrid type ,  *memory ,  output voltage ,  *superconducting transistors

Author keywords (4)： nanodevices ,  thermally assisted device ,  single-flux-quantum logic ,  superconducting integrated circuits

JST classification (2)： Semiconductor integrated circuit  (NC03162T) ,  Properties of superconductors in general  (BM04021A)

Reference (24)：

• [1] K.K. Likharev and V.K. Semenov, “RSFQ logic/memory family: A new Josephson-junction technology for sub-terahertz-clock-frequency digital systems,” IEEE Trans. Appl. Supercond., vol.1, no.1, pp.3-28, March 1991. 10.1109/77.80745
• [2] Y. Yamanashi, M. Tanaka, A. Akimoto, H. Park, Y. Kamiya, N. Irie, N. Yoshikawa, A. Fujimaki, H. Terai, and Y. Hashimoto, “Design and Implementation of a Pipelined Bit-Serial SFQ Microprocessor, CORE1β,” IEEE Trans. Appl. Supercond., vol.17, no.2, pp.474-477, June 2007. 10.1109/tasc.2007.898606
• [3] A. Fujimaki, M. Tanaka, R. Kasagi, K. Takagi, M. Okada, Y. Hayakawa, K. Takata, H. Akaike, N. Yoshikawa, S. Nagasawa, K. Takagi, and N. Takagi, “Large-scale integrated circuit design based on a Nb nine-layer structure for reconfigurable data-path processors,” IEICE Trans. Electron., vol.E97-C, no.3, pp.157-165, March 2014. 10.1587/transele.e97.c.157
• [4] X. Peng, Q. Xu, T. Kato, Y. Yamanashi, N. Yoshikawa, A. Fujimaki, N. Takagi, K. Takagi, and M. Hidaka, “High-Speed Demonstration of Bit-Serial Floating-Point Adders and Multipliers Using Single-Flux-Quantum Circuits,” IEEE Trans. Appl. Supercond., vol.25, no.3, p.1301106, June 2015. 10.1109/tasc.2014.2382973
• [5] A. Fujimaki, R. Sato, Y. Hatanaka, Y. Matsui, K. Takagi, N. Takagi, and M. Tanaka, “Execution of stored programs in a single-flux quantum microprocessor with embeded memories at 50GHz,” 13th European Conference on Applied Superconductivity (EUCAS 2017), Geneva, Switzerland, Sept. 2017.

Terms in the title (3)： CMOS ,  アシスト ,  超伝導トランジスタ