Test Data Sequence Generation Method for Reduced Scan Shift without Scan Chain Flip-Flop Reordering(共著). Proc. of IEEE 6th Workshop on RTL and High Level Testing (WRTLT'05). 2005. 73-78
Parallel Core Testing with Multiple Scan Chains by Test Vector Overlapping (共著). Proc. of 2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test (VLSI-TSA-DAT). 2005. 205-208