Rchr
J-GLOBAL ID:201901011596288860
Update date: May. 02, 2024
Seto Kenshu
Seto Kenshu
Contact this researcher
You can send email directly to the researcher.
Affiliation and department:
Kumamoto University
About Kumamoto University
Search "Kumamoto University"
Research field (1):
Computer systems
Research theme for competitive and other funds (5):
2024 - 2027 高位合成を用いた融合型ニューラルネットワークアクセラレータの自動生成
2019 - 2022 Fused-layer neural network accelerators with reduced on-chip memories
2016 - 2020 Memory access optimizations for VLSI design with high-level synthesis
2012 - 2014 Custom Instruction Generation for Multiprocessor SoCs
2009 - 2012 Demonstration of innovative Germanium optoelectronic devices and developments of simulation technologies
Papers (30):
Kenshu Seto. A survey on system-level design of neural network accelerators. Journal of Integrated Circuits and Systems. 2021. 16. 2
Kenshu Seto. Scalar replacement in the presence of multiple write accesses for accelerator design with high-level synthesis. DATE 2021. 2021
Kenshu Seto. Shift register initialization in scalar replacement for reducing code size. IPSJ Transactions on System LSI Design Methodology. 2020. 13. 2-9
Kenshu Seto, Hamid Nejatollahi, Jiyoung An, Sujin Kang, Nikil Dutt. Small Memory Footprint Neural Network Accelerators. Proceedings - International Symposium on Quality Electronic Design, ISQED. 2019. 2019-March. 253-258
Kenshu Seto. Scalar replacement with circular buffers. IPSJ Transactions on System LSI Design Methodology. 2019. 12. 13-21
more...
MISC (31):
Taiki Iwao, Kenshu Seto, Masahiro Iida. Evaluation of Node Cover Count in Technology Mapping for LUT-Based FPGAs. 2023
Yuji Shindo, Kenshu Seto, Hao San. Area reduction technique for digital circuit part in non-binary analog-to-digital converter. IEEJ Transactions on Electronics, Information and Systems. 2019. 139. 1. 76-82
Area Reduction of Digital Circuit Part in Analog-to-Digital Converter Based on (β-Expansion by Eliminating Look-Up Table. 2017. 117. 274. 101-104
Area Reduction of Digital Circuit Part in Analog-to-Digital Converter Based on (β-Expansion by Eliminating Look-Up Table. 2017. 117. 273. 101-104
Data Transfer Optimization for Cycle Count and Buffer Size Reduction in Accelerator Design with High-Level Synthesis. 2016. 116. 330. 147-152
more...
※ Researcher’s information displayed in J-GLOBAL is based on the information registered in
researchmap
.
For details, see here
.
Return to Previous Page
TOP
BOTTOM