CHATHA, K. S. Hardware-software code-sign for dynamically reconfigurable architectures. Proc. of 9th Int. Workshop on Field-Programmable Logic and Applications (FPL'99). 1999, 175-185
MIRAMOND, B. Design space exploration for dynamically reconfigurable architectures. Proc. of 2005 Design, Automation and Test in Europe Conf. (DATE'05). 2005
MOTOMURA, M. A Dynamically Reconfigureble Processor Architecture. Microprocessor Forum, Oct. 2002. 2002