Advanced search: Search from
Select basic information for advanced search
| Free word |
|---|
Rchr
J-GLOBAL ID：200901059942489350
Update date: Dec. 06, 2023 HIROYUKI OCHI
オチ ヒロユキ | HIROYUKI OCHI
Ritsumeikan University College of Information Science and Engineering, Department of Information Science and Engineering
About Ritsumeikan University College of Information Science and Engineering, Department of Information Science and Engineering
Job title： Professor
Other affiliations (1)：
- Ritsumeikan University Graduate School of Information Science and Engineering
Research keywords (1)：
VLSI Design Automation FPGAs and Reconfigurable Architectures Low Power Design, Dependable Design Arithmetic Circuits, Computer Systems
Research theme for competitive and other funds (1)： - 2007 - 2014 Dependable VLSI Platform Using Robust Fabrics
- Hiroki Hihara, Akira Iwasaki, Masanori Hashimoto, Hiroyuki Ochi, Yukio Mitsuyama, Hidetoshi Onodera, Hiroyuki Kanbara, Kazutoshi Wakabayashi, Tadahiko Sugibayashi, Takashi Takenaka, et al. Sensor signal processing using high-level synthesis with a layered architecture. IEEE Embedded Systems Letters. 2018. 10. 4. 119-122-122
- Hiroyuki Ochi, Kosei Yamaguchi, Tetsuaki Fujimoto, Junshi Hotate, Takashi Kishimoto, Toshiki Higashi, Takashi Imagawa, Ryutaro Doi, Munehiro Tada, Tadahiko Sugibayashi, et al. Via-switch FPGA: Highly-dense Mixed-grained Reconfigurable Architecture with Overlay Via-switch Crossbars. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2018. 26. 9. 2723-2736-2736
- Toshiki Higashi, Hiroyuki Ochi. Area-Efficient LUT-Like Programmable Logic Using Atom Switch and Its Delay-Optimal Mapping Algorithm. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES. 2017. E100A. 7. 1418-1426
- Takashi Kishimoto, Wataru Takahashi, Kazutoshi Wakabayashi, Hiroyuki Ochi. Range Limiter Using Connection Bounding Box for SA-Based Placement of Mixed-Grained Reconfigurable Architecture. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES. 2016. E99A. 12. 2328-2334
- Takashi Imagawa, Masayuki Hiromoto, Hiroyuki Ochi, Takashi Sato. An Error Correction Scheme through Time Redundancy for Enhancing Persistent Soft-Error Tolerance of CGRAs. IEICE TRANSACTIONS ON ELECTRONICS. 2015. E98C. 7. 741-750
- Yukio Mitsuyama, Takao Onoye, Hiroyuki Ochi, Kazutoshi Wakabayashi. Soft Error Tolerant Reconfigurable Architecture. The Journal of Reliability Engineering Association of Japan. 2013. 35. 8. 431-432
Books (2)：
- ディジタル集積回路の設計と試作
培風館 2000 ISBN:4563035475 - Introductory Excercises in UNIX
Corona Publishing Co., Ltd. 1997 ISBN:9784339023459
-
A Study of Global Motion Compensation for Frame Interpolation with High-Resolution and High-Frame Rate Video
(IEICE Tech. Rep., vol. 118, no. 473, SIS2018-47, pp. 53-58 2019) -
A Study of Low-Energy Video Encoding Method for Raspberry Pi
(IEICE Tech. Rep., vol. 118, no. 473, SIS2018-38, pp. 5-9 2019) -
High-Speed and Noise Tolerant High-Radix Tree Domino Adder in 65 nm FD-SOI Technology
(IEICE Tech. Rep., vol. 118, no. 457, VLD2018-112, pp. 115-120 2019) -
Wire Load Model for Power Consumption Evaluation of Via-Switch FPGA
(IEICE Tech. Rep., vol. 118, no. 457, VLD2018-97, pp. 25-30 2019) -
Design and fabrication of characteristics measurement circuit for CMOS-compatible ultra-low-power non-volatile memory element using FiCC
(IEICE Tech. Rep., vol. 118, no. 334, VLD2018-65, pp. 183-188 2018)
- - 1994 Kyoto University Faculty of Engineering Department of Information Science
- - 1991 Kyoto University Faculty of Engineering Department of Information Science
- - 1989 Kyoto University Faculty of Engineering Department of Information Science
- Doctor of Engineering (Kyoto University)
- 2013/04/01 - Professor,Department of Computer Science, College of Information Science and Engineering, RitsumeikanUniversity
- 2004/03/16 - 2013/03/31 Associate Professor,Department of Communications and Computer Engineering, Graduate School of Informatics, Kyoto University
- 1994/04/01 - 2004/03/15 Associate Professor, Department of Computer Engineering, Faculty of Information Sciences, Hiroshima City University
- 1992/04/01 - 1994/03/31 JSPSResearch Fellowship for Young Scientists (DC2)
- 2017/06 - 電子情報通信学会 VLSI設計技術研究専門委員会委員長
- 2016/06 - 2017/05 電子情報通信学会 VLSI設計技術研究専門委員会副委員長
- 2009/01 - 2012/12 IEEE IEEE Computer Society Kansai Chapter Vice Chair
- 2009/01 - 2012/12 IEEE IEEE Computer Society Kansai Chapter Vice Chair
- 2007/04 - 2011/03 IPSJ Editor, IPSJ Transactions on System LSI Design Methodology (T-SLDM)
Show all
- 2015/10 - 2015 15th International Symposium on Communications and Information Technologies (ISCIT) ISCIT 2015 Best Paper Award
ACM
, IEEE
, Institute of Electronics, Information and Communication Engineers (IEICE)
, Information Processing Society of Japan (IPSJ)
※ Researcher’s information displayed in J-GLOBAL is based on the information registered in researchmap. For details, see here.
Return to Previous Page
